This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.
















































Fig. 6C

Prior Art Fig. 7A Nwell Psub γ_j Psub












Fig. 8A









Fig. 8B






































































Fig 14A



下, 9, 14色






Fig. IHE





Fig 140









Fig. 14 F





.

.



500 P.s. N W.S Fox

Fig. 14 I.







Fig. 143




200 PWS

F. 9. 14.KM





F: 9. 15A



Fig, 15B

Psub PW 12 2

Fig. 15C





Fig. 151







Fig. 16.8







Fig. 16D











Fig. (6 F









































F19. 18A





F19.18B




F19 18C









220











Fig. 20B


Substrate First Pad Oxide Layer Fig. 21


350

704



90% -404 Psubstrate 350 Locos - Nitrine Mask and Etch 5V PNP 306 High Fr Layout F19. 228 5V NPN 305 704





Symmetrical 12 V CMOS

12V PM0S 309

12V NIMOS 310

HOH Psubstrate 350

Locos - Nitride Mask and Etch Fig. 22 E

).

352 hoh Psubstrate LOCOS - Field Osidation Fig 23A HOH 352

5V PM0S 301

51 NMOS 302

High Fr Layout 5V NON 305 High Fr Layout

5 V PNP 306

2000s- Field Oxidation

F19.23B

Conventional Layout

SV NPN

SVPNP

355 F substrate 350 HOH HOH 355

LOCOS- Field Oxidation

Fig 23C

352 350 Lateral Trench DMOS substrate HON . 352 301 7. 1971 352 hoh

Locos - Field Chidation Fig. 23D

ale sown 121 Symmetrica (12V CMOS 404 " substrate Locos - Field Oxidation 352 12 r PMOS 309 404

F19. 23E

352 P substrafe 350 408 Second And Oxide Layer Frg. 24A 804 352

5V PMOS 301

5V NM0S 302


356 Substrate 350 308 AND 75 80 h High Fr Layout 80h SV NPN 305 352 355

Second Pad Oxide Layer

F19. 248

Substrate 350 5V PNP 80h Second And Oxide Layer Layout Fig. 24C Conventional , z. 80H. 5V NPN 355

30V Lateral Trench DMOS 308




Second Pad Oxide Layer

12V PMOS 309 12V CMOS 710


Psubstrate 350 .408 352 804

Second Pad Oxide layer




Trench Hard Mask

30V Lateral Trench DMOS 308




Sacrificial Oxide Fig. 260

30 V Lateral Trench DMOS 308



Trench Gate Oxide


30 V Lateral Trench DMOS 308




Polysilicon - First Layer

-, }


30V Lateral Trench DMOS 308



30V Lateral Trench DMOS 308




- 30 V Lateral Trench DMOS 308




Second Polysilien Etchback - First Layer Fig. 310

30V Lateral Trench DMOS 308



308 30V Lateral Trench DMOS



Interlayer Diedestric

30 V Lateral Trench DMOS 308









Fig. 340















30 V Lateral Trench DMOS 308


N Drift Implant - First Staye

F19, 360


30 V Lateral Trench DMOS 308





N Drist Impart - Second Stage Fig. 37 D




Ŋ.









5V N Well Implant - First Staye





30V Lateral Trench DMUS 308




5V NWell Implant - First Stage












5V N Well Implant - Second Stage Fig. 416


30V Lateral Trench DMOS 308



5V NWell Implant - Second Stage










5V NWell Implany - Third Stage

٠,٠




30V Lateral Trench DMOS 308







P substrate 350 5V PNP 306 386B 390 B High Fr Layout 826 SV NPN 305' 3404 438


12V P Well Implant - First Staye Fig. 43B






P Substrate 350 12V P Well Implant - Second Stage Frg. 44 B 5V PNP 306 E1 38 E 340 B High Fr Layout 438 5V NPN 305 390 K 438








High FT Layout

5V. PNP 706 SV NPN 305




5V P Well Implant - First Stage

Conventional Layout


NAN VZ


5V PNP




5V P Well Implant - First Stage Fig 45C

0/2 SOMN 12/ Symmetrical IZV CMOS 12V PMOS 309 12V






High Fr Layout




Second Stage SV P Well Implant -

5V PNP 306 Conventional Layout 5V NPN 305




5V P Well Implant - Second Staye


F19. 46C



30V Lateral Trench DMOS 308



5V NM0S 302 5V PM0S 301



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V

372F Psubstrate 350 390C 386 D hhh 372F. hhh 380 B

First Planar Gate Oxide

Threshold Adjust Implant - First Stage Psubstrate 350 944 3406 372 A 9/14 354 A


5V NM0S 302

5V PM0S 301


/2V NM0S 3/0 Symmetrical 12V CMOS 12V PM0S 309

372F Psubstrate 350 390C 2440 386D 9hh 380 B

Threshold Adjust Implant - First Stage



12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V NM




Threshold Adjust Implant - Second Stage

5V PM0S 301

5V NM0S 302

P. substrate 350 452 3906 372A 452 354A Second

12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V



Second Planar Gate Oxide


P substrate 350 3906 372A 354A 424

5V PM0S 301

51 NMOS 302


ξ. 3

30V Lateral Trench DMOS 308




Polysilicon - Third Layer


Symmetrical 12V CMOS 12VPMOS 309 12V NMOS 310




Polysilicon - Third Layer




30V Lateral Trench DMOS 308










Planar Gate Formation








N-Base Mask and Implant Fig. 54C




30V Lateral Trench DMB 308


N-Base Mask and Implant Fig. 540




30V Lateral Trench DMOS 308



30V Lateral Trench DMOS 308




Phody Mask and Implant - Second Stage



372F h9h 12V NMOS 310 3860 3770 358 F 390C 3776 Symmetrical 12V CMOS 12V PMOS 309 372F, 194 380B 358E

12V N-LDD Implant Fig 58 E

Psubstrate 350



5V PNP 306 P substrate 350 394 3808 3868 799 High F Layout 5V NPN 305 766 390A 3720 3626


5V P-LDD Implant

466 Psubstrate 350 SV PNP 344 3908 3868 99/1 5V NPN 390A 3720 994

Conventional Layout

5V P-LDD Implant

30V Lateral Trench DMOS 308



5V 1-100 Implai

Y


P substrate 350 5V NM0S 302 893 376B 340 € 376A 372A 3588 51 PM0S 301 354A 3584 894

5V N-LDD Implant

5V PNP 306 468 394 390 13 386B High Fr Layout 5V WPN 305 3908 372C 894


5V N-LUD Implant Fig 60B


P substrate 350




5V N-LOD Implant

30V Lateral Trench DMOS 308





30V Lateral Trench DMOS 308




Sidewall Spacers Fig. 610

12× NMOS 310 Symmetrical 12V CMPS 12V PMOS 309


3725 Substrate 350 358 F 474 390C 288 D 3225 358E 474 380B

Sidewall Spacers





P substrate 350 364F 3646 5V PNP 306 38% 390 B 386 B 914 High Fy Layout P+ Implant Flg. 62B 5V NPN 305 476 3904 3726 3646

P substrate 350 394 5 PNP 380 8 386 B Conventional Layout Pt Implant Fig. 62C 92 h 5V NPN 390A 3726 <u>924</u>



Pt Implant Fig. 620







High Fr Layout

5V NPN 305

5V PNP 306



Nt Implant Fig. 63B




Nt Implant Fig. 63C


478 P substrate 350 30V Lateral Trench DMOS 308 3785 3781 3914 3785 393A (379I 395A 847


Nt Implant Fig 680


12V NM0S 3/0 Symmetrica (12V CMOS 12V PMOS 309 12




N+ Implant Fig 63E














Interlayer Dielectric Deposition and F19.640













N-pluy Mask and Implant



5V NM0S 302


5V PM0S 30/



High F Layout

SOE NON 15

5V PNP 306




P-plug Implant Fig. 66 B

180 P substrate 350 SV PNP 344 390 8 386 13 480 SVNPN 390A 372C 180


Conventional Layout


30V Latera (Trench DMOS 308



P-plug Implant Fig 66D


Symmetrical 12V cmos 12V PMOS 309 12V NMOS 310






Metal Layer Fig 67A

High F Layout




Metal Layer Fig. 67B

Conventional Layout




Metal Layer Fig. 67C

30V Lateral Trench DMOS 308



Metal Layer Flg. 670



Metal Layer

Fig. 17V




Fig. 17W





Fig. 17x

Fig. 174






Fig. 172





Fig. 17 AA



733 e 731

750a

733c

733c

733b

730b

730b

733a

732a

Psubitite

730 -

Fig. 17 BB

Fig. 17cc

